Studying the electrical and structural properties of the interface of the gate oxide (SiO2) with silicon carbide (4H-SiC) is a fundamental topic, with important implications for understanding and optimizing the performances of metal-oxide-semiconductor field effect transistor (MOSFETs).
INTRODUCTION
Today, silicon carbide (4H-SiC) is the most promising wide-bandgap semiconductor material for power electronics applications 1 . In particular, 4H-SiC metal-oxide-semiconductor field-effect transistors (MOSFETs) have been already commercialized and employed as power-switching devices. However, the electrical properties of the SiO2/SiC interface at the gate region of the MOSFETs are still far from the ideal behavior 2 . In particular, the most critical issues affecting the 4H-SiC MOSFETs performances are related to the low channel mobility and the threshold-voltage instability, mainly attributed to the high interface state density (Dit) near the conduction band edge (EC) of 4H-SiC and to the presence of near interface oxide traps (NIOTs) 3, 4 . The NIOTs are electrical active defects in the gate oxide close to the interface, which can trap carriers via tunneling mechanisms from the SiC substrate.
Using photo-stimulated tunnelling, Afanas'ev et al. 5 Several alternative hypotheses to the Afanas'ev et al. have been proposed to explain the formation of the NIOTs and their nature, e.g., the presence of carbon clusters 8 and/or a carbon-rich transition layer (up to 10nm thick) at the SiO2/SiC interface formed during thermal oxidation of SiC 9 , the presence of oxygen vacancies 10 or nitrogen-related defects in SiO2 11 14 . The amount of NIOTs was reduced after a post-oxidationannealing (POA) in NO down to ~3×10 20 cm -3 eV -1 , which is typically adopted to increase the channel mobility. Furthermore, these authors also discussed the effect of the POA time 14 . In particular, the NIOTs distribution in the oxide is shrunk increasing the POA time from 10 min up to 1 hour. It decreases exponentially in both cases but it is reaching one tenth of the interface initial value at 2 nm or at 1 nm from the SiC interface as a function of the duration of the POA.
Recently, C. X. Zhang, et al. 15 used TCAD simulations to demonstrate that the low-frequency noise of the MOSFET is caused primarily by interface traps and DFT simulation to attribute these traps to carbon vacancy clusters and nitrogen dopant atoms at or near the SiC/SiO2 interface; but in that paper a chemical direct investigation of the NIOTs is not reported yet. Moreover, M. S. 
RESULTS AND DISCUSSION
Firstly, C-V measurements have been performed on lateral MOSFETs operating in "gatecontrolled-diode" (GCD) configuration 19 . In this operation mode, the source, drain, and body electrodes of the MOSFET are grounded, while the gate electrode becomes the anode of the GCD.
In this way, the minority carriers (electrons) are supplied to the p-well from the n-type regions (source and drain). This method allows to provide minority carrier in the MOSFET body region keeping the semiconductor nearly at the equilibrium during the transient capacitance measurements. Fig. 1 shows the C-V curves collected at 1kHz on the MOSFET in GCD configuration sweeping the gate bias from inversion (positive VG) toward accumulation (negative VG) and backward. In Fig.   1 , a hysteresis between the forward and backward gate bias sweeps in a lateral MOSFET operated in GCD configuration is clearly visible. In previous works, it has been shown that the hysteresis between the forward and backward curves is partially ascribed to the presence of slow NIOTs in the system and fast interface states close to the valence band edge of the p-type SiC 20, 21 . It can be argued that the system tries to reach the equilibrium, at each gate bias value of the sweep, in a certain time. Thus, as shown in Fig. 1 , the hysteresis between the C-V curves tends to be eliminated and the variation is given by a transient capacitance at fixed VG. Fig. 2a shows the schematic procedure to collect the transient capacitance (C-t) measurement.
The MOSFET is kept in inversion at VG=+15V for 120s. Then, the gate is biased at the measurement value Vmeas (i.e., the flat band voltage VFB= -6V) for the measurement time. Thus, the C(t) curve, shown in Fig. 2b can be collected.
According to Fujino and Kita 17 -that have successfully employed the method on 4H-SiC MOS capacitors -the trapping/detrapping of the NIOTs produces a transient capacitance C(t) (collected in this work from t=0s and t=600s) that can be described by extended-Debye relaxation model 22 using the equation:
where C(t) is the capacitance at each time, Ceq is the capacitance at the equilibrium (i.e, after 600s in our case), τeff is the characteristic tunneling time needed for the carrier transport back and Manuscript accepted for publication -Nanotechnology 29 (2018) 397502 https://doi.org/10.1088/1361-6528/aad129 forth from the NIOTs and the semiconductor and 0<β<1 is a fitting parameter 17 . Indeed, the characteristic tunneling time is related to the spatial location of the NIOTs with respect to the SiO2/SiC interface.
Eq. 1 can be rewritten in terms of ΔC/ΔC0 in order to compare transient capacitance data saturating at different Ceq values, as it occurs by changing the measurement temperature. Fig. 3 shows the experimental transient capacitance ΔC/ΔC0 collected at different temperatures i.e. -30°C up to +100°C. The experimental data collected at each temperature can be fitted using Eq.1. The fits are also reported in Fig. 3 as dashed lines. Interestingly, the fitting of the experimental data resulted in the same characteristic tunnelling time τeff ≈ 15s at all temperatures (from -30°C up to +100°C).
A constant characteristic time τeff indicates the occurrence of a temperature-independent relaxation mechanism, which in turn is the proof that a tunneling mechanism rules the discharge of the NIOTs.
It has to be emphasized that the measured τeff represents the time needed to discharge the deepest NIOTs involved in the capacitance transient of an unknown distribution of defects within the SiO2. This behaviour motivates why the C-t measurements at different temperature (from -30°C up to +100°C) were carried out at VG=-6V ( Fig.3 ). As shown in Fig. 4a , at VG=-6V there is a minimum for the relaxation time (τ=15s) that indicates the alignment between the NIOTs level and the Fermi level (see Fig. 4b ). In fact, such alignment can minimize the tunnelling time for the electron from the NIOTs site to the semiconductor. Furthermore, Fig. 4b shows the MOS band diagram including the fast interface traps (Dit) and the slow NIOTs. Typically, the Dit relaxation time is in the 10-100 µs range. Hence, the Dit relaxation time is much shorter than those experimental relaxation times shown in Fig. 4a that consequently are associated to the NIOTs. The chemical element profiling shows also the presence of nitrogen atoms segregated at the interface of the 4H-SiC and SiO2. This result confirms the occurrence of nitrogen incorporation in the 4H-SiC during POA, which is known to induce a "counter doping" effect in the channel region 23, 24 . On the other hand, a peak is visible in the DF signal profile on the SiO2 side of the interface. This DF peak, having a lower intensity compared with those belonging to the 4H-SiC bulk substrate, represents the partially ordered silicon atoms of the insulating SiO2 layer.
The above scenario was further confirmed looking at the EELS sub-stoichiometric SiOx map obtained using a 4 eV energy window between 99 and 103 eV (Fig. 5c ). In fact, in this energy range only the silicon atoms not completely surrounded by oxygen can give a contribution to the EELS spectrum above the detection limit. On the other hand, purely oxidized Si +4 oxidized atoms contribute to the EELS only at an energy larger than 104 eV. Here, it is possible to notice the progressive change in the SiOx and oxygen profiles across the SiO2/4H-SiC interface, thus suggesting the presence of a Non-Abrupt (NA) SiO2/4H-SiC interface with a non-ideal stoichiometry (sub-oxidized) composed of residual non-fullyoxidized SiC plane. As a consequence, the carbon profile shows a decreasing tail within the oxide that is wider than one nanometer. Following these experimental results, we can associate the NA interface to a partial substitution of carbon atoms both by oxygen and nitrogen atoms, leaving a complex mixture of Si, C, N and O species.
The resulting carbon profile (Fig. 5c ) -that is 2-3 SiC atomic planes wide -can be correlated to the electrical active defects (NIOTs) responsible of the transient capacitance discussed before. In particular, in the following section, the electrical behavior of the NIOTs and the chemical composition of the NA interface will be correlated.
Paulsen et al. 25 where ϕB is the energy discontinuity between the semiconductor and the oxide, m1* and m2* are the effective masses for electrons in the oxide and semiconductor (because at the flat band voltage the negatively charged NIOTs release electrons via-tunnelling toward the semiconductor) respectively, and Ef, is the position of the Fermi level in the semiconductor. Furthermore, Dit is the interface state density close to the 4H-SiC valence band edge (for the details see the supplementary material S.2 referring to 19 ), ħ is the reduced Plank constant. Using the values of Dit reported in S.2 and the literature values of m1* and m2* 26 , Eq. 2 can be solved as a function of the distance x between the NIOTs and the SiO2/4H-SiC interface, as shown in Fig. 6 .
Since we have early discussed that the NIOTs discharge occurs via-tunnelling mechanisms, those tunnelling events are independent no matter what is the position of the single trap with respect of the others. Thus, according to Eq. 2, the times needed to tunnel from a NIOTs at a certain distance x1 are much smaller than the times needed to tunnel a distance x2 if x1<x2. Hence, the experimentally measured effective relaxation time is due to the NIOTs deeper into the SiO2 matrix.
(see Fig. 5c ). Given the characteristic time obtained from the transient capacitance measurements (τeff ≈15s) it is possible to estimate the maximum distance between NIOTs and SiO2/4H-SiC interface involved in the experimental transient capacitance phenomena, namely, the thickness of the insulator responsible of the NIOTs discharge. According to Eq. 2, the τ(x) times can be calculated and depicted in Fig. 6 . Considering the experimental value τeff ≈15s, a maximum tunneling distance from the 4H-SiC of 1.3 nm contributing to the capacitance transient (τeff) can be determined (Fig. 6 ). This result corroborates our hypothesis, i.e., that the region from 0 nm till 1.3 nm within the SiO2, depicted as NA interface in Fig. 5c , is the one containing the C-based defects responsible of the transient capacitance effects. Fig. 7 shows the EELS spectra collected in three regions: at 3 nm far from the SiO2/4H-SiC interface in the bulk of the SiO2 (blue curve), at 3 nm far from the SiO2/4H-SiC interface in the bulk of the 4H-SiC (red curve), and in the NA interface region. Obviously, no carbon is detected in the SiO2 bulk (see also supplementary material S.1). On the other hand, the presence of a single peak at ~292 eV (i.e., in the σ* region) in the bulk of the 4H-SiC can be used as a marker of the sp 3 hybridization. In the TL the presence of a π* plateau (rather than a sharp π* peak) is highlighted in Fig. 7 . The simultaneous presence of the σ* peak and of the π* plateau suggests that a mixed sp 2 /sp 3 carbon hybridization is present in the NA interface transition region. Furthermore, the progressive variation of both the oxygen and silicon with different oxidation states within the NA interface region (Fig. 5c ) are indicative of a complex scenario. In fact, according to qualitative EELS spectra simulations (see supplementary material S.3), a mixed sp 2 /sp 3 carbon coordination with silicon, Manuscript accepted for publication -Nanotechnology 29 (2018) 397502 https://doi.org/10.1088/1361-6528/aad129 oxygen and nitrogen can explain the experimental results shown in Fig.7 . In literature, single-carbon related oxide defects in the SiO2/4H-SiC system have been debated 27, 28 . More recently, ab-initio calculation also on carbon dimers C=C and also more complex defects (C-C=C) were presented 29 .
However, further study on the mixed sp 2 and sp 3 carbon hybridizations coordinated with silicon, oxygen and nitrogen atoms are needed to understand the physics of the NIOTs and predict their role in the threshold voltage instabilities issue in 4H-SiC power MOSFETs.
CONCLUSION
In conclusion, in this paper the NIOTs in the SiO2/4H 
